



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint®2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019


Test date: Feb-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Feb-2012



Hardware

CPU Name: Intel Xeon E5-4640
 CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz
 CPU MHz: 2400
 FPU: Integrated
 CPU(s) enabled: 32 cores, 4 chips, 8 cores/chip
 CPU(s) orderable: 2,4 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (32 x 8 GB 2Rx4 PC3-12800R-11, ECC)
 Disk Subsystem: 1 X 300 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.2 (Santiago)
 2.6.32-220.el6.x86_64
 Compiler: C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2013

Hardware Availability: Nov-2012

Software Availability: Feb-2012

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	391	25.0	392	24.9	<u>391</u>	<u>25.0</u>	<u>333</u>	<u>29.3</u>	334	29.3	333	29.3
401.bzip2	517	18.6	516	18.7	<u>517</u>	<u>18.7</u>	507	19.0	508	19.0	<u>507</u>	<u>19.0</u>
403.gcc	<u>294</u>	<u>27.4</u>	293	27.4	294	27.4	291	27.7	<u>291</u>	<u>27.7</u>	291	27.7
429.mcf	<u>162</u>	<u>56.2</u>	162	56.3	164	55.8	<u>162</u>	<u>56.2</u>	162	56.3	164	55.8
445.gobmk	<u>537</u>	<u>19.5</u>	537	19.5	537	19.5	<u>488</u>	<u>21.5</u>	488	21.5	488	21.5
456.hammer	219	42.7	218	42.7	<u>219</u>	<u>42.7</u>	<u>212</u>	<u>44.0</u>	212	44.0	212	44.0
458.sjeng	519	23.3	518	23.3	<u>519</u>	<u>23.3</u>	<u>520</u>	<u>23.3</u>	520	23.3	519	23.3
462.libquantum	<u>7.48</u>	<u>2770</u>	7.48	2770	7.48	2770	<u>7.48</u>	<u>2770</u>	7.48	2770	7.48	2770
464.h264ref	<u>617</u>	<u>35.9</u>	620	35.7	616	35.9	<u>502</u>	<u>44.1</u>	499	44.3	506	43.7
471.omnetpp	<u>264</u>	<u>23.6</u>	264	23.6	266	23.5	200	31.2	<u>199</u>	<u>31.5</u>	199	31.5
473.astar	281	25.0	<u>282</u>	<u>24.9</u>	283	24.8	281	25.0	<u>282</u>	<u>24.9</u>	283	24.8
483.xalancbmk	<u>161</u>	<u>42.9</u>	164	42.2	161	43.0	155	44.5	155	44.5	<u>155</u>	<u>44.5</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:

Processor C6 Report set to Disabled

Processor C1E set to Disabled

CPU Performance set to HPC

LV DDR Mode set to Performance-mode

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date:: 2011-10-11 #\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on localhost.localdomain Wed Feb 20 22:13:20 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-4640 0 @ 2.40GHz

4 "physical id"s (chips)

32 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 8

siblings : 8

physical 0: cores 0 1 2 3 4 5 6 7

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

<http://www.spec.org/>

Page 2



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019

Test date: Feb-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Platform Notes (Continued)

```

physical 1: cores 0 1 2 3 4 5 6 7
physical 2: cores 0 1 2 3 4 5 6 7
physical 3: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB

```

From /proc/meminfo

```

MemTotal:      264506516 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

/usr/bin/lsb_release -d

Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*

```

redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

```

uname -a:

```

Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Feb 20 22:12

SPEC is set to: /opt/cpu2006-1.2

```

Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal        ext4      275G  31G  230G  12% /

```

Additional information from dmidecode:

```

Memory:
32x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 2 rank

```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```

KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"
OMP_NUM_THREADS = "32"

```

Intel HT Technology = Disable

Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019

Test date: Feb-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 429.mcf: -DSPEC_CPU_LP64
 445.gobmk: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 464.h264ref: -DSPEC_CPU_LP64
 471.omnetpp: -DSPEC_CPU_LP64
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/smartheap -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019

Test date: Feb-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Peak Compiler Invocation (Continued)

400.perlbench: `icc -m32`

445.gobmk: `icc -m32`

464.h264ref: `icc -m32`

C++ benchmarks (except as noted below):

`icpc -m32`

473.astar: `icpc -m64`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

401.bzip2: `-DSPEC_CPU_LP64`

403.gcc: `-DSPEC_CPU_LP64`

429.mcf: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

473.astar: `-DSPEC_CPU_LP64`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -ansi-alias`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 45.6

Cisco UCS B420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_base2006 = 42.5

CPU2006 license: 9019

Test date: Feb-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Peak Optimization Flags (Continued)

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 14:13:46 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 March 2013.