



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017



### Hardware

CPU Name: Intel Xeon Bronze 3106  
 Max MHz: 1700  
 Nominal: 1700  
 Enabled: 16 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 11 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2133)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.2.1d released Jul-2017  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library V5.0.1;  
 jemalloc: configured and built at default for 32bit (i686) and 64bit (x86\_64) targets;  
 jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;  
 jemalloc: sources available from jemalloc.net or releases  
 Power Management: --



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Dec-2017  
Hardware Availability: Aug-2017  
Software Availability: Sep-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	16	<b>678</b>	<b>37.6</b>	674	37.8	680	37.5	16	575	44.3	<b>575</b>	<b>44.3</b>	574	44.4
502.gcc_r	16	507	44.7	<b>508</b>	<b>44.6</b>	508	44.6	16	446	50.8	445	50.9	<b>446</b>	<b>50.9</b>
505.mcf_r	16	<b>499</b>	<b>51.8</b>	499	51.8	499	51.8	16	499	51.8	499	51.8	<b>499</b>	<b>51.8</b>
520.omnetpp_r	16	641	32.7	644	32.6	<b>644</b>	<b>32.6</b>	16	<b>632</b>	<b>33.2</b>	634	33.1	632	33.2
523.xalancbmk_r	16	350	48.3	<b>350</b>	<b>48.3</b>	349	48.3	16	324	52.2	<b>323</b>	<b>52.2</b>	323	52.3
525.x264_r	16	305	91.8	304	92.2	<b>304</b>	<b>92.1</b>	16	<b>357</b>	<b>78.6</b>	356	78.6	357	78.5
531.deepsjeng_r	16	485	37.8	485	37.8	<b>485</b>	<b>37.8</b>	16	485	37.8	<b>485</b>	<b>37.8</b>	485	37.8
541.leela_r	16	<b>857</b>	<b>30.9</b>	856	30.9	857	30.9	16	852	31.1	851	31.1	<b>851</b>	<b>31.1</b>
548.exchange2_r	16	<b>482</b>	<b>87.0</b>	483	86.8	482	87.0	16	480	87.4	483	86.7	<b>482</b>	<b>86.9</b>
557.xz_r	16	579	29.8	<b>580</b>	<b>29.8</b>	580	29.8	16	580	29.8	<b>579</b>	<b>29.8</b>	579	29.8

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

### General Notes (Continued)

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

### Platform Notes

BIOS Settings:

CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Disabled  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux Sat Dec 16 08:46:38 2017

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Bronze 3106 CPU @ 1.70GHz  
2 "physical id"s (chips)  
16 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 8  
siblings : 8  
physical 0: cores 0 1 2 3 4 5 6 7  
physical 1: cores 0 1 2 3 4 5 6 7

From lscpu:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 16

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

```

On-line CPU(s) list:    0-15
Thread(s) per core:    1
Core(s) per socket:    8
Socket(s):             2
NUMA node(s):         2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                85
Model name:            Intel(R) Xeon(R) Bronze 3106 CPU @ 1.70GHz
Stepping:              4
CPU MHz:               1582.672
CPU max MHz:           1700.0000
CPU min MHz:           800.0000
BogoMIPS:              3399.98
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              11264K
NUMA node0 CPU(s):    0-7
NUMA node1 CPU(s):    8-15
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 11264 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7
node 0 size: 191913 MB
node 0 free: 188412 MB
node 1 cpus: 8 9 10 11 12 13 14 15
node 1 size: 193504 MB
node 1 free: 189552 MB
node distances:
node  0  1
0:  10  21

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

1: 21 10

From /proc/meminfo

MemTotal: 394667604 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86\_64)  
VERSION = 12  
PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"  
VERSION="12-SP2"  
VERSION\_ID="12.2"  
PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"  
ID="sles"  
ANSI\_COLOR="0;32"  
CPE\_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67) x86\_64  
x86\_64 x86\_64 GNU/Linux

run-level 3 Jan 2 13:39

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	280G	144G	136G	52%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2133

(End of data from sysinfo program)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

## Compiler Version Notes

```
=====
C          | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,
          | peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
-----
```

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====
C++       | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
          | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----
```

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====
Fortran   | 548.exchange2_r(base, peak)
-----
```

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -DSPEC\_LP64

505.mcf\_r: -DSPEC\_LP64

520.omnetpp\_r: -DSPEC\_LP64

523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Base Portability Flags (Continued)

541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc

## Base Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
502.gcc_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
525.x264_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

```
520.omnetpp_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
523.xalancbmk_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
```

(Continued on next page)





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)

SPECrate®2017\_int\_base = 45.5

SPECrate®2017\_int\_peak = 46.6

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Optimization Flags (Continued)

523.xalancbmk\_r (continued):

`-L/usr/local/je5.0.1-32/lib -ljemalloc`

531.deepsjeng\_r: Same as 520.omnetpp\_r

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`

`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

`-L/usr/local/je5.0.1-64/lib -ljemalloc`

## Peak Other Flags

C benchmarks (except as noted below):

`-m64 -std=c11`

502.gcc\_r: `-m32 -std=c11`

C++ benchmarks (except as noted below):

`-m64`

523.xalancbmk\_r: `-m32`

Fortran benchmarks:

`-m64`

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-16 08:46:37-0500.

Report generated on 2020-12-15 16:15:50 by CPU2017 PDF formatter v6255.

Originally published on 2018-02-23.