



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160, 2.10 GHz)

**SPECrate®2017\_int\_base = 447**

**SPECrate®2017\_int\_peak = 474**

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018



— SPECrate®2017\_int\_base (447)

----- SPECrate®2017\_int\_peak (474)

### Hardware

CPU Name: Intel Xeon Platinum 8160  
 Max MHz: 3700  
 Nominal: 2100  
 Enabled: 96 cores, 4 chips, 2 threads/core  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 33 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.103-92.56-default  
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran  
 Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.2.3c released Mar-2018  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library  
 V5.0.1;  
 Power Management: --



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160, 2.10 GHz)

**SPECrate®2017\_int\_base = 447**

**SPECrate®2017\_int\_peak = 474**

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	192	851	359	<b>852</b>	<b>359</b>	855	358	192	712	430	<b>713</b>	<b>428</b>	714	428		
502.gcc_r	192	<b>734</b>	<b>370</b>	738	368	729	373	192	<b>593</b>	<b>459</b>	591	460	593	458		
505.mcf_r	192	584	531	<b>594</b>	<b>523</b>	596	521	192	596	520	597	519	<b>597</b>	<b>520</b>		
520.omnetpp_r	192	864	292	<b>875</b>	<b>288</b>	895	281	192	940	268	943	267	<b>943</b>	<b>267</b>		
523.xalancbmk_r	192	509	398	<b>515</b>	<b>394</b>	518	392	192	405	501	404	501	<b>405</b>	<b>501</b>		
525.x264_r	192	360	935	362	929	<b>361</b>	<b>930</b>	192	344	976	<b>343</b>	<b>980</b>	337	998		
531.deepsjeng_r	192	548	401	<b>553</b>	<b>398</b>	555	396	192	571	386	566	389	<b>567</b>	<b>388</b>		
541.leela_r	192	819	388	<b>813</b>	<b>391</b>	813	391	192	<b>792</b>	<b>402</b>	792	402	791	402		
548.exchange2_r	192	<b>571</b>	<b>882</b>	571	881	571	882	192	570	882	<b>570</b>	<b>882</b>	570	882		
557.xz_r	192	658	315	661	314	<b>660</b>	<b>314</b>	192	670	309	668	311	<b>668</b>	<b>310</b>		

**SPECrate®2017\_int\_base = 447**

**SPECrate®2017\_int\_peak = 474**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_int\_base = 447

SPECrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## General Notes (Continued)

jemalloc: configured and built at default for  
32bit (i686) and 64bit (x86\_64) targets;  
jemalloc: built with the RedHat Enterprise 7.4,  
and the system compiler gcc 4.8.5;  
jemalloc: sources available from jemalloc.net or  
<https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-xy4f Thu May 24 01:19:43 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz
        4 "physical id"s (chips)
        192 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                192
On-line CPU(s) list:  0-191
Thread(s) per core:   2
Core(s) per socket:   24
Socket(s):             4
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECRate®2017\_int\_base = 447

SPECRate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

NUMA node(s): 8  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz  
Stepping: 4  
CPU MHz: 1106.317  
CPU max MHz: 3700.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 4199.99  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 33792K  
NUMA node0 CPU(s): 0-2,6-8,12-14,18-20,96-98,102-104,108-110,114-116  
NUMA node1 CPU(s): 3-5,9-11,15-17,21-23,99-101,105-107,111-113,117-119  
NUMA node2 CPU(s): 24-26,30-32,36-38,42-44,120-122,126-128,132-134,138-140  
NUMA node3 CPU(s): 27-29,33-35,39-41,45-47,123-125,129-131,135-137,141-143  
NUMA node4 CPU(s): 48-50,54-56,60-62,66-68,144-146,150-152,156-158,162-164  
NUMA node5 CPU(s): 51-53,57-59,63-65,69-71,147-149,153-155,159-161,165-167  
NUMA node6 CPU(s): 72-74,78-80,84-86,90-92,168-170,174-176,180-182,186-188  
NUMA node7 CPU(s): 75-77,81-83,87-89,93-95,171-173,177-179,183-185,189-191  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt spec\_ctrl kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 33792 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)  
node 0 cpus: 0 1 2 6 7 8 12 13 14 18 19 20 96 97 98 102 103 104 108 109 110 114 115 116  
node 0 size: 95327 MB  
node 0 free: 91052 MB  
node 1 cpus: 3 4 5 9 10 11 15 16 17 21 22 23 99 100 101 105 106 107 111 112 113 117 118 119  
node 1 size: 96760 MB  
node 1 free: 92276 MB

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_int\_base = 447

SPECrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

```
node 2 cpus: 24 25 26 30 31 32 36 37 38 42 43 44 120 121 122 126 127 128 132 133 134  
138 139 140  
node 2 size: 96760 MB  
node 2 free: 92680 MB  
node 3 cpus: 27 28 29 33 34 35 39 40 41 45 46 47 123 124 125 129 130 131 135 136 137  
141 142 143  
node 3 size: 96760 MB  
node 3 free: 92748 MB  
node 4 cpus: 48 49 50 54 55 56 60 61 62 66 67 68 144 145 146 150 151 152 156 157 158  
162 163 164  
node 4 size: 96760 MB  
node 4 free: 91787 MB  
node 5 cpus: 51 52 53 57 58 59 63 64 65 69 70 71 147 148 149 153 154 155 159 160 161  
165 166 167  
node 5 size: 96760 MB  
node 5 free: 92909 MB  
node 6 cpus: 72 73 74 78 79 80 84 85 86 90 91 92 168 169 170 174 175 176 180 181 182  
186 187 188  
node 6 size: 96760 MB  
node 6 free: 92715 MB  
node 7 cpus: 75 76 77 81 82 83 87 88 89 93 94 95 171 172 173 177 178 179 183 184 185  
189 190 191  
node 7 size: 96758 MB  
node 7 free: 92991 MB  
node distances:  
node 0 1 2 3 4 5 6 7  
0: 10 11 21 21 21 21 21 21  
1: 11 10 21 21 21 21 21 21  
2: 21 21 10 11 21 21 21 21  
3: 21 21 11 10 21 21 21 21  
4: 21 21 21 21 10 11 21 21  
5: 21 21 21 21 11 10 21 21  
6: 21 21 21 21 21 21 10 11  
7: 21 21 21 21 21 21 11 10
```

From /proc/meminfo

```
MemTotal: 791191672 kB  
HugePages_Total: 0  
Hugepagesize: 2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
SuSE-release:  
SUSE Linux Enterprise Server 12 (x86_64)  
VERSION = 12  
PATCHLEVEL = 2  
# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160, 2.10 GHz)

SPECrate®2017\_int\_base = 447

SPECrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

```
os-release:  
  NAME="SLES"  
  VERSION="12-SP2"  
  VERSION_ID="12.2"  
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"  
  ID="sles"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:12:sp2"  
  
uname -a:  
  Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)  
  x86_64 x86_64 x86_64 GNU/Linux  
  
run-level 3 Jan 1 05:49
```

```
SPEC is set to: /home/cpu2017  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sdal       xfs   224G   98G   127G  44%  /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018

Memory:  
 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

```
=====  
C      | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,  
| peak) 525.x264_r(base, peak) 557.xz_r(base, peak)  
-----
```

```
=====  
icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====
```

```
=====  
C++    | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)  
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)  
=====
```

```
=====  
icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_int\_base = 447

SPECrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Compiler Version Notes (Continued)

```
=====
Fortran | 548.exchange2_r(base, peak)
-----
```

```
ifort (IFORT) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
```

```
502.gcc_r: -DSPEC_LP64
```

```
505.mcf_r: -DSPEC_LP64
```

```
520.omnetpp_r: -DSPEC_LP64
```

```
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
```

```
525.x264_r: -DSPEC_LP64
```

```
531.deepsjeng_r: -DSPEC_LP64
```

```
541.leela_r: -DSPEC_LP64
```

```
548.exchange2_r: -DSPEC_LP64
```

```
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-fopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-fopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_int\_base = 447

SPECrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64 -std=c11
```

502.gcc\_r: icc -m32 -std=c11 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

C++ benchmarks (except as noted below):

```
icpc -m64
```

523.xalancbmk\_r: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECCrate®2017\_int\_base = 447

SPECCrate®2017\_int\_peak = 474

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Peak Optimization Flags (Continued)

500.perlbench\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-fno-strict-overflow -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

502.gcc\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

505.mcf\_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

525.x264\_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -fno-alias  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

520.omnetpp\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

523.xalancbmk\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

531.deepsjeng\_r: Same as 520.omnetpp\_r

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

**SPECrate®2017\_int\_base = 447**

**SPECrate®2017\_int\_peak = 474**

**CPU2017 License:** 9019

**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-24 01:19:42-0400.

Report generated on 2019-12-13 17:52:45 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-12.