SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

$SPECrate^{®}2017\_int\_base = 286$

$SPECrate^{®}2017\_int\_peak = 300$

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Benchmark	Copies	base	peak
500.perlbench_r	128	220	268
502.gcc_r	128	259	301
505.mcf_r	128	353	351
520.omnetpp_r	128	207	190
523.xalancbmk_r	128	289	355
525.x264_r	128	535	559
531.deepsjeng_r	128	243	238
541.leela_r	128	226	227
548.exchange2_r	128	519	519
557.xz_r	128	202	198

───── SPECrate®2017_int_base (286)   ------- SPECrate®2017_int_peak (300)

Hardware

CPU Name: Intel Xeon Platinum 8153
 Max MHz: 2800
 Nominal: 2000
Enabled: 64 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 22 MB I+D on chip per chip
 Other: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 600 GB SAS HDD, 10K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.103-92.56-default
Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 3.2.3c released Mar-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc: jemalloc memory allocator library V5.0.1;
Power Management: --

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	128	927	220	**924**	**220**	918	222	128	752	271	**760**	**268**	764	267
502.gcc_r	128	700	259	**700**	**259**	703	258	128	601	301	**602**	**301**	602	301
505.mcf_r	128	581	356	590	350	**586**	**353**	128	588	352	**590**	**351**	591	350
520.omnetpp_r	128	811	207	812	207	**811**	**207**	128	881	191	**885**	**190**	885	190
523.xalancbmk_r	128	**467**	**289**	467	290	468	289	128	**381**	**355**	381	355	381	355
525.x264_r	128	**419**	**535**	424	528	419	535	128	397	565	402	557	**401**	**559**
531.deepsjeng_r	128	595	246	**602**	**243**	605	243	128	617	238	**616**	**238**	616	238
541.leela_r	128	**936**	**226**	952	223	936	226	128	**934**	**227**	923	230	937	226
548.exchange2_r	128	**647**	**519**	647	518	646	519	128	647	519	**647**	**519**	647	518
557.xz_r	128	632	219	**685**	**202**	687	201	128	696	199	699	198	**697**	**198**
SPECrate®2017_int_base =		**286**												
SPECrate®2017_int_peak =		**300**												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

General Notes (Continued)

```
jemalloc: configured and built at default for
32bit (i686) and 64bit (x86_64) targets;
jemalloc: built with the RedHat Enterprise 7.4,
and the system compiler gcc 4.8.5;
jemalloc: sources avilable from jemalloc.net or
https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-xy4f Sat May 26 16:09:59 2018

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
       4  "physical id"s (chips)
       128 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 16
       siblings  : 32
       physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
       physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
       physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
       physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

 From lscpu:
       Architecture:          x86_64
       CPU op-mode(s):        32-bit, 64-bit
       Byte Order:            Little Endian
       CPU(s):                128
       On-line CPU(s) list:   0-127
       Thread(s) per core:    2
       Core(s) per socket:    16
       Socket(s):             4
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```
        NUMA node(s):           8
        Vendor ID:              GenuineIntel
        CPU family:             6
        Model:                  85
        Model name:             Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
        Stepping:               4
        CPU MHz:                1000.038
        CPU max MHz:            2800.0000
        CPU min MHz:            1000.0000
        BogoMIPS:               3999.98
        Virtualization:         VT-x
        L1d cache:              32K
        L1i cache:              32K
        L2 cache:               1024K
        L3 cache:               22528K
        NUMA node0 CPU(s):      0-3,8-11,64-67,72-75
        NUMA node1 CPU(s):      4-7,12-15,68-71,76-79
        NUMA node2 CPU(s):      16-19,24-27,80-83,88-91
        NUMA node3 CPU(s):      20-23,28-31,84-87,92-95
        NUMA node4 CPU(s):      32-35,40-43,96-99,104-107
        NUMA node5 CPU(s):      36-39,44-47,100-103,108-111
        NUMA node6 CPU(s):      48-51,56-59,112-115,120-123
        NUMA node7 CPU(s):      52-55,60-63,116-119,124-127
        Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
    pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
    lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
    aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
    fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
    xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
    dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
    vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
    rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
    avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
     cache size : 22528 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 8 nodes (0-7)
    node 0 cpus: 0 1 2 3 8 9 10 11 64 65 66 67 72 73 74 75
    node 0 size: 95327 MB
    node 0 free: 91053 MB
    node 1 cpus: 4 5 6 7 12 13 14 15 68 69 70 71 76 77 78 79
    node 1 size: 96760 MB
    node 1 free: 93736 MB
    node 2 cpus: 16 17 18 19 24 25 26 27 80 81 82 83 88 89 90 91
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```
  node 2 size: 96760 MB
  node 2 free: 94009 MB
  node 3 cpus: 20 21 22 23 28 29 30 31 84 85 86 87 92 93 94 95
  node 3 size: 96760 MB
  node 3 free: 93819 MB
  node 4 cpus: 32 33 34 35 40 41 42 43 96 97 98 99 104 105 106 107
  node 4 size: 96760 MB
  node 4 free: 93877 MB
  node 5 cpus: 36 37 38 39 44 45 46 47 100 101 102 103 108 109 110 111
  node 5 size: 96760 MB
  node 5 free: 94128 MB
  node 6 cpus: 48 49 50 51 56 57 58 59 112 113 114 115 120 121 122 123
  node 6 size: 96760 MB
  node 6 free: 93905 MB
  node 7 cpus: 52 53 54 55 60 61 62 63 116 117 118 119 124 125 126 127
  node 7 size: 96758 MB
  node 7 free: 94080 MB
  node distances:
  node   0   1   2   3   4   5   6   7
    0:  10  11  21  21  21  21  21  21
    1:  11  10  21  21  21  21  21  21
    2:  21  21  10  11  21  21  21  21
    3:  21  21  11  10  21  21  21  21
    4:  21  21  21  21  10  11  21  21
    5:  21  21  21  21  11  10  21  21
    6:  21  21  21  21  21  21  10  11
    7:  21  21  21  21  21  21  11  10

 From /proc/meminfo
   MemTotal:       791191936 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

 From /etc/*release* /etc/*version*
   SuSE-release:
     SUSE Linux Enterprise Server 12 (x86_64)
     VERSION = 12
     PATCHLEVEL = 2
     # This file is deprecated and will be removed in a future service pack or release.
     # Please check /etc/os-release for details about this release.
   os-release:
     NAME="SLES"
     VERSION="12-SP2"
     VERSION_ID="12.2"
     PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
     ID="sles"
     ANSI_COLOR="0;32"
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```
        CPE_NAME="cpe:/o:suse:sles:12:sp2"

 uname -a:
    Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
    x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 Dec 31 19:26

 SPEC is set to: /home/cpu2017
    Filesystem      Type  Size  Used Avail Use% Mounted on
    /dev/sda1       xfs   224G   89G  135G  40% /

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018
   Memory:
    48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C         | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,
          | peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++       | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
          | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m64 -std=c11
```

502.gcc_r: `icc -m32 -std=c11 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`

C++ benchmarks (except as noted below):
```
icpc -m64
```

523.xalancbmk_r: `icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`

Fortran benchmarks:
```
ifort -m64
```

Peak Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-D_FILE_OFFSET_BITS=64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Peak Optimization Flags

C benchmarks:

500.perlbench_r: `-Wl,-z,muldefs -prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -fno-strict-overflow -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

502.gcc_r: `-Wl,-z,muldefs -prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-32/ -ljemalloc`

505.mcf_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECrate®2017_int_base = 286

SPECrate®2017_int_peak = 300

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Peak Optimization Flags (Continued)

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-26 16:09:59-0400.
Report generated on 2019-12-16 11:43:08 by CPU2017 PDF formatter v6255.
Originally published on 2018-06-12.