



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

**SPECSpeed®2017\_int\_base = 10.8**

**SPECSpeed®2017\_int\_peak = 11.0**

CPU2017 License: 9019


Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019



Hardware		Software	
CPU Name:	Intel Xeon Gold 6244	OS:	SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
Max MHz:	4400	Compiler:	C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Nominal:	3600	Parallel:	Yes
Enabled:	32 cores, 4 chips	Firmware:	Version 4.0.4b released Apr-2019
Orderable:	2,4 Chips	File System:	btrfs
Cache L1:	32 KB I + 32 KB D on chip per core	System State:	Run level 3 (multi-user)
L2:	1 MB I+D on chip per core	Base Pointers:	64-bit
L3:	24.75 MB I+D on chip per chip	Peak Pointers:	64-bit
Other:	None	Other:	jemalloc memory allocator V5.0.1
Memory:	1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)	Power Management:	BIOS set to prefer performance at the cost of additional power usage
Storage:	1 x 1.9 TB SSD SAS		
Other:	None		



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

**SPECspeed®2017\_int\_base = 10.8**

**SPECspeed®2017\_int\_peak = 11.0**

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base								Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	32	243	7.30	<b>241</b>	<b>7.37</b>	241	7.37	32	207	8.55	209	8.50	<b>208</b>	<b>8.52</b>		
602.gcc_s	32	388	10.3	387	10.3	<b>387</b>	<b>10.3</b>	32	<b>376</b>	<b>10.6</b>	375	10.6	378	10.5		
605.mcf_s	32	<b>342</b>	<b>13.8</b>	341	13.9	342	13.8	32	<b>337</b>	<b>14.0</b>	337	14.0	338	14.0		
620.omnetpp_s	32	268	6.09	<b>266</b>	<b>6.14</b>	265	6.15	32	266	6.14	271	6.02	<b>269</b>	<b>6.07</b>		
623.xalancbmk_s	32	<b>103</b>	<b>13.8</b>	103	13.8	103	13.8	32	<b>102</b>	<b>13.8</b>	102	13.8	103	13.8		
625.x264_s	32	117	15.0	<b>117</b>	<b>15.0</b>	117	15.1	32	117	15.1	117	15.0	<b>117</b>	<b>15.0</b>		
631.deepsjeng_s	32	235	6.09	236	6.07	<b>236</b>	<b>6.07</b>	32	237	6.06	<b>236</b>	<b>6.07</b>	236	6.07		
641.leela_s	32	<b>316</b>	<b>5.39</b>	316	5.39	316	5.39	32	<b>316</b>	<b>5.39</b>	316	5.40	316	5.39		
648.exchange2_s	32	156	18.9	<b>156</b>	<b>18.8</b>	158	18.6	32	156	18.9	157	18.7	<b>156</b>	<b>18.8</b>		
657.xz_s	32	<b>245</b>	<b>25.3</b>	244	25.3	248	24.9	32	243	25.4	246	25.2	<b>244</b>	<b>25.3</b>		
<b>SPECspeed®2017_int_base = 10.8</b>																
<b>SPECspeed®2017_int_peak = 11.0</b>																

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Disabled  
Patrol Scrub set to Disabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on linux-icbf Wed Dec 4 03:32:20 2019
```

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6244 CPU @ 3.60GHz
        4 "physical id"s (chips)
        32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 8
physical 0: cores 2 3 9 11 17 24 27
physical 1: cores 1 2 3 4 8 11 17 27
physical 2: cores 3 4 9 17 18 24 25 27
physical 3: cores 1 4 9 11 17 18 25 27
```

```
From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:  0-31
Thread(s) per core:   1
Core(s) per socket:   8
Socket(s):             4
NUMA node(s):          8
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6244 CPU @ 3.60GHz
Stepping:               6
CPU MHz:                3600.000
CPU max MHz:           4400.0000
CPU min MHz:           1200.0000
BogoMIPS:              7200.00
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 25344K  
NUMA node0 CPU(s): 0,3,5,6  
NUMA node1 CPU(s): 1,2,4,7  
NUMA node2 CPU(s): 8,9,12,14  
NUMA node3 CPU(s): 10,11,13,15  
NUMA node4 CPU(s): 16,17,20,23  
NUMA node5 CPU(s): 18,19,21,22  
NUMA node6 CPU(s): 24,26,28,30  
NUMA node7 CPU(s): 25,27,29,31  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmpf perf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cq\_m\_llc cq\_m\_occu\_llc cq\_m\_mb\_m\_total cq\_m\_mb\_m\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 25344 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)  
node 0 cpus: 0 3 5 6  
node 0 size: 192099 MB  
node 0 free: 191900 MB  
node 1 cpus: 1 2 4 7  
node 1 size: 193529 MB  
node 1 free: 193436 MB  
node 2 cpus: 8 9 12 14  
node 2 size: 193529 MB  
node 2 free: 193445 MB  
node 3 cpus: 10 11 13 15  
node 3 size: 193529 MB  
node 3 free: 193443 MB  
node 4 cpus: 16 17 20 23  
node 4 size: 193529 MB  
node 4 free: 193357 MB

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

```
node 5 cpus: 18 19 21 22
node 5 size: 193500 MB
node 5 free: 193408 MB
node 6 cpus: 24 26 28 30
node 6 size: 193529 MB
node 6 free: 193432 MB
node 7 cpus: 25 27 29 31
node 7 size: 193527 MB
node 7 free: 193375 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10 11 21 21 21 21 21 21
  1: 11 10 21 21 21 21 21 21
  2: 21 21 10 11 21 21 21 21
  3: 21 21 11 10 21 21 21 21
  4: 21 21 21 21 10 11 21 21
  5: 21 21 21 21 11 10 21 21
  6: 21 21 21 21 21 21 10 11
  7: 21 21 21 21 21 21 11 10
```

From /proc/meminfo

```
MemTotal:      1583899192 kB
HugePages_Total:        0
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
  NAME="SLES"
  VERSION="15"
  VERSION_ID="15"
  PRETTY_NAME="SUSE Linux Enterprise Server 15"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15"
```

uname -a:

```
Linux linux-icbf 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):	No status reported
Microarchitectural Data Sampling:	No status reported
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

Test Date: Dec-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

## Platform Notes (Continued)

CVE-2017-5753 (Spectre variant 1):

Mitigation: user pointer sanitization

CVE-2017-5715 (Spectre variant 2):

Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS\_FW

run-level 3 Dec 4 03:29

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdb2	btrfs	222G	8.4G	213G	4%	/home

From /sys/devices/virtual/dmi/id

BIOS: Cisco Systems, Inc. B480M5.4.0.4b.0.0407190454 04/07/2019  
Vendor: Cisco Systems Inc  
Product: UCSB-B480-M5  
Serial: FLM230102QU

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

48x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 600.perlbench\_s(base, peak) 602.gcc\_s(base, peak) 605.mcf\_s(base, peak) 625.x264\_s(base, peak) 657.xz\_s(base, peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++ | 620.omnetpp\_s(base, peak) 623.xalancbmk\_s(base, peak)  
| 631.deepsjeng\_s(base, peak) 641.leela\_s(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Compiler Version Notes (Continued)

Fortran | 648.exchange2\_s(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-L/usr/local/jet5.0.1-64/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

**SPECspeed®2017\_int\_base = 10.8**

**SPECspeed®2017\_int\_peak = 11.0**

**CPU2017 License:** 9019

**Test Date:** Dec-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Base Optimization Flags (Continued)

C++ benchmarks (continued):

```
-L/usr/local/IntelCompiler19/compiler/lib/intel64  
-lqkmalloc
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp  
-DSPEC_OPENMP -fno-strict-overflow  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

SPECspeed®2017\_int\_base = 10.8

SPECspeed®2017\_int\_peak = 11.0

CPU2017 License: 9019

Test Date: Dec-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Peak Optimization Flags (Continued)

605.mcf\_s (continued):

```
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

625.x264\_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

657.xz\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

620.omnetpp\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-DSPEC\_SUPPRESS\_OPENMP  
-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64  
-lqkalloc

623.xalancbmk\_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64  
-lqkalloc

631.deepsjeng\_s: Same as 623.xalancbmk\_s

641.leela\_s: Same as 623.xalancbmk\_s

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6244,  
3.60GHz)

**SPECspeed®2017\_int\_base = 10.8**

**SPECspeed®2017\_int\_peak = 11.0**

**CPU2017 License:** 9019

**Test Date:** Dec-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2019-12-04 06:32:20-0500.

Report generated on 2019-12-26 11:37:35 by CPU2017 PDF formatter v6255.

Originally published on 2019-12-24.