



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R, 2.10GHz)

**SPECSpeed®2017\_fp\_base = 128**

**SPECSpeed®2017\_fp\_peak = 129**

CPU2017 License: 9019


**Test Date:** Feb-2020

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2020

**Tested by:** Cisco Systems

**Software Availability:** May-2019



### Hardware

CPU Name: Intel Xeon Gold 5218R  
 Max MHz: 4000  
 Nominal: 2100  
 Enabled: 40 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 27.5 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666)  
 Storage: 1 x 960 GB SSD SAS  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64) 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 4.0.4i released Aug-2019  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None  
 Power Management: BIOS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R, 2.10GHz)

**SPECSpeed®2017\_fp\_base = 128**

**SPECSpeed®2017\_fp\_peak = 129**

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	40	<b><u>122</u></b>	<b><u>483</u></b>	122	483	122	485	40	<b><u>122</u></b>	<b><u>484</u></b>	122	485	122	482
607.cactuBSSN_s	40	115	145	115	146	<b><u>115</u></b>	<b><u>145</u></b>	40	115	146	115	145	<b><u>115</u></b>	<b><u>145</u></b>
619.lbm_s	40	55.2	94.9	<b><u>55.0</u></b>	<b><u>95.2</u></b>	55.0	95.3	40	56.0	93.5	55.0	95.3	<b><u>55.0</u></b>	<b><u>95.2</u></b>
621.wrf_s	40	111	119	<b><u>112</u></b>	<b><u>118</u></b>	112	118	40	105	126	<b><u>105</u></b>	<b><u>126</u></b>	106	125
627.cam4_s	40	93.5	94.8	<b><u>93.8</u></b>	<b><u>94.5</u></b>	93.9	94.4	40	93.4	94.9	93.8	94.5	<b><u>93.6</u></b>	<b><u>94.7</u></b>
628.pop2_s	40	197	60.3	<b><u>196</u></b>	<b><u>60.5</u></b>	195	61.0	40	<b><u>192</u></b>	<b><u>61.7</u></b>	192	61.9	193	61.5
638.imagick_s	40	125	116	121	119	<b><u>124</u></b>	<b><u>117</u></b>	40	<b><u>121</u></b>	<b><u>119</u></b>	121	119	124	117
644.nab_s	40	80.7	216	<b><u>80.6</u></b>	<b><u>217</u></b>	80.6	217	40	<b><u>80.5</u></b>	<b><u>217</u></b>	80.5	217	<b><u>80.5</u></b>	<b><u>217</u></b>
649.fotonik3d_s	40	<b><u>112</u></b>	<b><u>81.3</u></b>	112	81.3	114	80.3	40	112	81.6	112	81.2	<b><u>112</u></b>	<b><u>81.5</u></b>
654.roms_s	40	128	123	127	124	<b><u>128</u></b>	<b><u>123</u></b>	40	<b><u>128</u></b>	<b><u>123</u></b>	130	121	126	125
SPECSpeed®2017_fp_base = 128							SPECSpeed®2017_fp_peak = 129							

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"

OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R, 2.10GHz)

**SPECSpeed®2017\_fp\_base = 128**

**SPECSpeed®2017\_fp\_peak = 129**

**CPU2017 License:** 9019

**Test Date:** Feb-2020

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2020

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled  
CPU performance set to Enterprise  
SNC set to Disabled  
Patrol Scrub set to Disabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on linux-cud8 Wed Feb 26 01:19:30 2020
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
        2 "physical id"s (chips)
        40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
    cpu cores : 20
    siblings   : 20
    physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
    physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               40
On-line CPU(s) list: 0-39
Thread(s) per core:  1
Core(s) per socket:  20
Socket(s):            2
NUMA node(s):         2
Vendor ID:            GenuineIntel
CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
Stepping:              7
CPU MHz:              2100.000
CPU max MHz:          4000.0000
CPU min MHz:          800.0000
BogoMIPS:              4200.00
Virtualization:       VT-x
L1d cache:             32K
L1i cache:             32K
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R, 2.10GHz)

SPECSpeed®2017\_fp\_base = 128

SPECSpeed®2017\_fp\_peak = 129

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

L2 cache: 1024K  
L3 cache: 28160K  
NUMA node0 CPU(s): 0-19  
NUMA node1 CPU(s): 20-39  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmpf perf\_tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 28160 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19  
node 0 size: 385633 MB  
node 0 free: 383764 MB  
node 1 cpus: 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39  
node 1 size: 387027 MB  
node 1 free: 380596 MB  
node distances:  
node 0 1  
0: 10 21  
1: 21 10

From /proc/meminfo  
MemTotal: 791205016 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*  
os-release:  
NAME="SLES"  
VERSION="15"  
VERSION\_ID="15"  
PRETTY\_NAME="SUSE Linux Enterprise Server 15"  
ID="sles"  
ID\_LIKE="suse"

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R, 2.10GHz)

**SPECSpeed®2017\_fp\_base = 128**

**SPECSpeed®2017\_fp\_peak = 129**

**CPU2017 License:** 9019

**Test Date:** Feb-2020

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2020

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Platform Notes (Continued)

```
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
```

```
Linux linux-cud8 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

<b>CVE-2018-3620 (L1 Terminal Fault):</b>	No status reported
<b>Microarchitectural Data Sampling:</b>	No status reported
<b>CVE-2017-5754 (Meltdown):</b>	Not affected
<b>CVE-2018-3639 (Speculative Store Bypass):</b>	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
<b>CVE-2017-5753 (Spectre variant 1):</b>	Mitigation: __user pointer sanitization
<b>CVE-2017-5715 (Spectre variant 2):</b>	Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

```
run-level 3 Feb 25 20:47
```

```
SPEC is set to: /home/cpu2017
```

<b>Filesystem</b>	<b>Type</b>	<b>Size</b>	<b>Used</b>	<b>Avail</b>	<b>Use%</b>	<b>Mounted on</b>
/dev/sda2	btrfs	224G	44G	179G	20%	/home

```
From /sys/devices/virtual/dmi/id
```

BIOS:	Cisco Systems, Inc. C220M5.4.0.4i.0.0831191119 08/31/2019
Vendor:	Cisco Systems Inc
Product:	UCSC-C220-M5SX
Serial:	WZP22380CRE

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

<b>Memory:</b>	24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666
----------------	---

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
| 619.lbm_s(base, peak) 638.imagick_s(base, peak)
| 644.nab_s(base, peak)
=====
```

```
-----
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

**(Continued on next page)**



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R,  
2.10GHz)

SPECSpeed®2017\_fp\_base = 128

SPECSpeed®2017\_fp\_peak = 129

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 607.cactuBSSN\_s(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran | 603.bwaves\_s(base, peak) 649.fotonik3d\_s(base, peak)  
| 654.roms\_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran, C | 621.wrf\_s(base, peak) 627.cam4\_s(base, peak)  
| 628.pop2\_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

Fortran benchmarks:

ifort -m64

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R,  
2.10GHz)

SPECSpeed®2017\_fp\_base = 128

SPECSpeed®2017\_fp\_peak = 129

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs
```



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R,  
2.10GHz)

**SPECSpeed®2017\_fp\_base = 128**

**SPECSpeed®2017\_fp\_peak = 129**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2020

**Hardware Availability:** Feb-2020

**Software Availability:** May-2019

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP  
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3  
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4  
-qopenmp -nostandard-realloc-lhs
```

649.fotonik3d\_s: Same as 603.bwaves\_s

```
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4  
-qopenmp -nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512  
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div  
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp  
-DSPEC_OPENMP -nostandard-realloc-lhs
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 5218R,  
2.10GHz)

SPECSpeed®2017\_fp\_base = 128

SPECSpeed®2017\_fp\_peak = 129

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Peak Optimization Flags (Continued)

627.cam4\_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-DSPEC\_OPENMP -nostandard-realloc-lhs

628.pop2\_s: Same as 621.wrf\_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml>

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-26 04:19:30-0500.

Report generated on 2020-03-17 16:21:43 by CPU2017 PDF formatter v6255.

Originally published on 2020-03-17.