



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Dell Inc.**

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 133**

CPU2017 License: 55


**Test Date:** May-2020

**Test Sponsor:** Dell Inc.

**Hardware Availability:** Feb-2020

**Tested by:** Dell Inc.

**Software Availability:** Apr-2020



## Hardware

CPU Name: Intel Xeon Silver 4210R  
 Max MHz: 3200  
 Nominal: 2400  
 Enabled: 20 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx8 PC4-2933V-R, running at 2400)  
 Storage: 1 x 480 GB SATA SSD  
 Other: None

OS: Red Hat Enterprise Linux 8.1  
 Compiler: kernel 4.18.0-147.el8.x86\_64  
 C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 2.6.3 released Feb-2020  
 File System: ext4  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	40	<u>1174</u>	<u>342</u>	1168	343			20	<u>575</u>	<u>349</u>	573	350				
507.cactuBSSN_r	40	<u>310</u>	<u>163</u>	310	163			40	<u>310</u>	<u>163</u>	310	163				
508.namd_r	40	<u>450</u>	<u>84.4</u>	450	84.5			40	<u>450</u>	<u>84.4</u>	450	84.5				
510.parest_r	40	<u>1492</u>	<u>70.1</u>	1491	70.2			20	662	79.0	<u>663</u>	<u>78.9</u>				
511.povray_r	40	689	136	<u>698</u>	<u>134</u>			40	<u>614</u>	<u>152</u>	591	158				
519.lbm_r	40	525	80.4	<u>526</u>	<u>80.2</u>			40	525	80.4	<u>526</u>	<u>80.2</u>				
521.wrf_r	40	619	145	<u>635</u>	<u>141</u>			20	<u>327</u>	<u>137</u>	326	137				
526.blender_r	40	<u>554</u>	<u>110</u>	535	114			40	<u>554</u>	<u>110</u>	535	114				
527.cam4_r	40	<u>586</u>	<u>119</u>	586	119			40	<u>586</u>	<u>119</u>	586	119				
538.imagick_r	40	<u>305</u>	<u>326</u>	305	326			40	<u>305</u>	<u>326</u>	305	326				
544.nab_r	40	<u>355</u>	<u>190</u>	354	190			40	<u>355</u>	<u>190</u>	354	190				
549.fotonik3d_r	40	1450	108	<u>1468</u>	<u>106</u>			40	1450	108	<u>1468</u>	<u>106</u>				
554.roms_r	40	1040	61.1	<u>1048</u>	<u>60.6</u>			20	440	72.3	<u>440</u>	<u>72.2</u>				

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.  
For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
    "/root/cpu2017-ic19.1u1/lib/intel64:/root/cpu2017-ic19.1u1/je5.0.1-64"
MALLOC_CONF = "retain:true"
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3 > /proc/sys/vm/drop\_caches

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS settings:

Virtualization Technology disabled

DCU Streamer Prefetcher disabled

System Profile set to Custom

CPU Performance set to Maximum Performance

C States set to Autonomous

C1E disabled

Uncore Frequency set to Dynamic

Energy Efficiency Policy set to Performance

Memory Patrol Scrub disabled

Logical Processor enabled

CPU Interconnect Bus Link Power Management enabled

PCI ASPM L1 Link Power Management enabled

Sysinfo program /root/cpu2017-ic19.1u1/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on localhost.localdomain Wed May 20 22:25:00 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz

2 "physical id"s (chips)

40 "processors"

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECCrate®2017\_fp\_base = 129

SPECCrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 10
siblings   : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                40
On-line CPU(s) list:  0-39
Thread(s) per core:   2
Core(s) per socket:   10
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping:               7
CPU MHz:               1282.678
CPU max MHz:           3200.0000
CPU min MHz:           1000.0000
BogoMIPS:              4800.00
Virtualization:        VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               14080K
NUMA node0 CPU(s):     0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38
NUMA node1 CPU(s):     1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39
Flags:                  fpu vme de pse tsc msr pae mca cmov
                        pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
                        aperfmpfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
                        xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
                        avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cdp_13
                        invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
                        flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
                        cqm mpn rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
                        avx512bw avx512vl xsaviopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                        cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_ll1d
                        arch_capabilities
```

/proc/cpuinfo cache data

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Platform Notes (Continued)

cache size : 14080 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38
node 0 size: 192073 MB
node 0 free: 171986 MB
node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
node 1 size: 193505 MB
node 1 free: 147588 MB
node distances:
node    0    1
 0:   10   21
 1:   21   10
```

From /proc/meminfo

```
MemTotal:      394833124 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
  NAME="Red Hat Enterprise Linux"
  VERSION="8.1 (Ootpa)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="8.1"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
  ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga
```

uname -a:

```
Linux localhost.localdomain 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2):

pointer sanitization  
Mitigation: Enhanced IBRS, IBPB: conditional,  
RSB filling

run-level 3 May 15 14:10

SPEC is set to: /root/cpu2017-ic19.1ul

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	ext4	439G	24G	393G	6%	/

From /sys/devices/virtual/dmi/id  
BIOS: Dell Inc. 2.6.3 02/03/2020  
Vendor: Dell Inc.  
Product: PowerEdge M640  
Product Family: PowerEdge

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

5x	00AD00B300AD	HMA84GR7CJR4N-WM	32 GB	2 rank	2933
4x	00AD063200AD	HMA84GR7CJR4N-WM	32 GB	2 rank	2933
3x	00AD069D00AD	HMA84GR7CJR4N-WM	32 GB	2 rank	2933
4x	Not Specified	Not Specified			

(End of data from sysinfo program)

## Compiler Version Notes

=====

C	519.lbm_r(base, peak) 538.imagick_r(base, peak)
	544.nab_r(base, peak)

=====

-----  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====

C++	508.namd_r(base, peak) 510.parest_r(base, peak)
-----	---

=====

-----  
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64

507.cactusBSSN\_r: -DSPEC\_LP64

508.namd\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Base Portability Flags (Continued)

```
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-lld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-lld=gold -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-lld=gold -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-lld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Base Optimization Flags (Continued)

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: basepeak = yes

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -m64 -qnextgen  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib  
-ljemalloc

Fortran benchmarks:

503.bwaves\_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

521.wrf\_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 133

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Peak Optimization Flags (Continued)

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

```
526.blender_r: basepeak = yes
```

Benchmarks using Fortran, C, and C++:

```
507.cactuBSSN_r: basepeak = yes
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-05-20 22:25:00-0400.

Report generated on 2020-06-09 16:07:04 by CPU2017 PDF formatter v6255.

Originally published on 2020-06-09.