



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

**SPECspeed®2017\_int\_base = 11.5**

**SPECspeed®2017\_int\_peak = Not Run**

**CPU2017 License:** 9019


**Test Date:** Nov-2021

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Sep-2021

**Tested by:** Cisco Systems

**Software Availability:** Sep-2021



### Hardware

CPU Name: Intel Xeon Gold 6330N  
 Max MHz: 3400  
 Nominal: 2200  
 Enabled: 56 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 42 MB I+D on chip per chip  
 Other: None  
 Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R, running at 2666)  
 Storage: 1 x 240 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP2 5.3.18-22-default  
 Compiler: C/C++: Version 2021.4.0 of Intel oneAPI DPC++/C++ Compiler Build 20210924 for Linux;  
 Fortran: Version 2021.4.0 of Intel Fortran Compiler  
 Classic Build 20210910 for Linux;  
 Parallel: Yes  
 Firmware: Version 5.0.1d released Aug-2021  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2021

Test Sponsor: Cisco Systems

Hardware Availability: Sep-2021

Tested by: Cisco Systems

Software Availability: Sep-2021

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	56	259	6.85	<b>259</b>	<b>6.86</b>	257	6.92							
602.gcc_s	56	376	10.6	<b>376</b>	<b>10.6</b>	378	10.5							
605.mcf_s	56	250	18.9	249	18.9	<b>250</b>	<b>18.9</b>							
620.omnetpp_s	56	137	11.9	<b>139</b>	<b>11.8</b>	139	11.7							
623.xalancbmk_s	56	<b>110</b>	<b>12.9</b>	109	13.0	111	12.7							
625.x264_s	56	<b>105</b>	<b>16.8</b>	105	16.8	105	16.8							
631.deepsjeng_s	56	250	5.74	250	5.74	<b>250</b>	<b>5.74</b>							
641.leela_s	56	<b>368</b>	<b>4.63</b>	368	4.63	369	4.63							
648.exchange2_s	56	<b>156</b>	<b>18.8</b>	156	18.9	156	18.8							
657.xz_s	56	272	22.7	<b>272</b>	<b>22.7</b>	272	22.7							

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH =

```
"/home/intel/tbb/2021.4.0/env/../lib/intel64/gcc4.8:/home/intel/mpi/2021
.4.0//libfabric/lib:/home/intel/mpi/2021.4.0//lib/release:/home/intel/mp
i/2021.4.0//lib:/home/intel/compiler/2021.4.0/linux/compiler/lib/intel64
_lin:/home/intel/compiler/2021.4.0/linux/lib:/home/intel/clck/2021.4.0/l
ib/intel64:/home/cpu2017/je5.0.1-32"
```

MALLOC\_CONF = "retain:true"

OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2021

Test Sponsor: Cisco Systems

Hardware Availability: Sep-2021

Tested by: Cisco Systems

Software Availability: Sep-2021

## General Notes (Continued)

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Adjacent Cache Line Prefetcher set to Disabled

DCU Streamer Prefetch set to Disabled

Sub NUMA Clustering set to Enabled

LLC Dead Line set to Disabled

Memory Refresh Rate set to 1x Refresh

ADDDC Sparing set to Disabled

Patrol Scrub set to Disabled

Intel Hyper-Threading Technology set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafcc64d

running on perf-blade5 Wed Nov 24 09:30:16 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6330N CPU @ 2.20GHz

2 "physical id"s (chips)

56 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 28

siblings : 28

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
25 26 27

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2021

Test Sponsor: Cisco Systems

Hardware Availability: Sep-2021

Tested by: Cisco Systems

Software Availability: Sep-2021

## Platform Notes (Continued)

```
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
25 26 27
```

```
From lscpu from util-linux 2.33.1:
```

```
Architecture: x86_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
Address sizes: 46 bits physical, 57 bits virtual  
CPU(s): 56  
On-line CPU(s) list: 0-55  
Thread(s) per core: 1  
Core(s) per socket: 28  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 106  
Model name: Intel(R) Xeon(R) Gold 6330N CPU @ 2.20GHz  
Stepping: 6  
CPU MHz: 1716.159  
CPU max MHz: 3400.0000  
CPU min MHz: 800.0000  
BogoMIPS: 4400.00  
Virtualization: VT-x  
L1d cache: 48K  
L1i cache: 32K  
L2 cache: 1280K  
L3 cache: 43008K  
NUMA node0 CPU(s): 0-27  
NUMA node1 CPU(s): 28-55  
Flags: fpu vme de pse tsc msr pae cx8 apic sep mtrr pge mca cmov  
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp  
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtTopology nonstop_tsc cpuid  
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16  
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave  
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 invpcid_single ssbd  
mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad  
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f  
avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni  
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total  
cqm_mbm_local wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp  
hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni  
avx512_bitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfig flush_l1d  
arch_capabilities
```

```
/proc/cpuinfo cache data  
cache size : 43008 KB
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2021

Test Sponsor: Cisco Systems

Hardware Availability: Sep-2021

Tested by: Cisco Systems

Software Availability: Sep-2021

## Platform Notes (Continued)

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

node 0 size: 1031778 MB

node 0 free: 1031244 MB

node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52  
53 54 55

node 1 size: 1032147 MB

node 1 free: 1031423 MB

node distances:

node 0 1

0: 10 20

1: 20 10

From /proc/meminfo

MemTotal: 2113460548 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has  
performance

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="SLES"

VERSION="15-SP2"

VERSION\_ID="15.2"

PRETTY\_NAME="SUSE Linux Enterprise Server 15 SP2"

ID="sles"

ID\_LIKE="suse"

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:

Linux perf-blade5 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aebe)  
x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):

Not affected

CVE-2018-3620 (L1 Terminal Fault):

Not affected

Microarchitectural Data Sampling:

Not affected

CVE-2017-5754 (Meltdown):

Not affected

CVE-2018-3639 (Speculative Store Bypass):

Mitigation: Speculative Store  
Bypass disabled via prctl and

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2021

Test Sponsor: Cisco Systems

Hardware Availability: Sep-2021

Tested by: Cisco Systems

Software Availability: Sep-2021

## Platform Notes (Continued)

CVE-2017-5753 (Spectre variant 1):

seccomp  
Mitigation: usercopy/swaps  
barriers and \_\_user pointer  
sanitization

CVE-2017-5715 (Spectre variant 2):

Mitigation: Enhanced IBRS, IBPB:  
conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected

CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Nov 22 11:00

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdb2	btrfs	224G	48G	175G	22%	/home

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSX-210C-M6
Serial:	FCH250671LG

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2666

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	X210M6.5.0.1d.0.0816211754
BIOS Date:	08/16/2021
BIOS Revision:	5.22

(End of data from sysinfo program)

## Compiler Version Notes

=====

C	600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base)
	625.x264_s(base) 657.xz_s(base)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.4.0 Build 20210924  
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

**SPECspeed®2017\_int\_base = 11.5**

**SPECspeed®2017\_int\_peak = Not Run**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Sep-2021

## Compiler Version Notes (Continued)

=====  
C++ | 620.omnetpp\_s(base) 623.xalancbmk\_s(base) 631.deepsjeng\_s(base)  
641.leela\_s(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.4.0 Build 20210924  
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 648.exchange2\_s(base)  
-----

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.4.0 Build 20210910\_000000  
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6330N, 2.20GHz)

SPECspeed®2017\_int\_base = 11.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2021

Hardware Availability: Sep-2021

Software Availability: Sep-2021

## Base Optimization Flags

C benchmarks:

```
-DSPEC_OPENMP -std=c11 -m64 -fiopenmp -Wl,-z,muldefs -xCORE-AVX512
-O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/home/cpu2017/je5.0.1-64 -ljemalloc
```

C++ benchmarks:

```
-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/home/intel/compiler/2021.4.0/linux/compiler/lib/intel64_lin/
-lqkalloc
```

Fortran benchmarks:

```
-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.2021-12-22.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.2021-12-22.html)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revJ.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.2021-12-22.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.2021-12-22.xml)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revJ.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-11-24 12:30:15-0500.

Report generated on 2021-12-22 12:37:08 by CPU2017 PDF formatter v6442.

Originally published on 2021-12-21.