SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

$SPECrate^{®}2017\_fp\_base = 444$

$SPECrate^{®}2017\_fp\_peak = 452$

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Copies		
503.bwaves_r	224	982 / 982
507.cactuBSSN_r	224	447 / 444
508.namd_r	224	391 / 394
510.parest_r	224	238 / 239
511.povray_r	224	604 / 721
519.lbm_r	224	237 / 237
521.wrf_r	224	427 / 430
526.blender_r	224	553 / 558
527.cam4_r	224	557 / 562
538.imagick_r	224	846 / 845
544.nab_r	224	735 / 743
549.fotonik3d_r	224	303 / 303
554.roms_r	224	183 / 185

SPECrate®2017_fp_base (444) — SPECrate®2017_fp_peak (452)

Hardware

CPU Name: Intel Xeon Platinum 8176
 Max MHz: 3800
 Nominal: 2100
Enabled: 112 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 38.5 MB I+D on chip per chip
 Other: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 600 GB SAS HDD, 10K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.21-69-default
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++
Compiler for Linux;
Fortran: Version 18.0.0.128 of Intel Fortran
Compiler for Linux
Parallel: No
Firmware: Version 3.2.0 released Apr-2017
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: --

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Results Table

Benchmark	Base						Peak					
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	224	2286	983	**2288**	**982**	2290	981	224	2286	983	**2287**	**982**	2287	982
507.cactuBSSN_r	224	638	445	627	452	**635**	**447**	224	640	443	639	444	**639**	**444**
508.namd_r	224	**545**	**391**	548	388	542	392	224	539	395	540	394	**540**	**394**
510.parest_r	224	2449	239	**2465**	**238**	2470	237	224	**2457**	**239**	2456	239	2472	237
511.povray_r	224	865	605	**867**	**604**	868	603	224	**725**	**721**	726	720	724	722
519.lbm_r	224	998	237	**998**	**237**	997	237	224	990	239	995	237	**994**	**237**
521.wrf_r	224	1164	431	1177	426	**1174**	**427**	224	1166	430	**1166**	**430**	1166	430
526.blender_r	224	616	554	617	552	**617**	**553**	224	**611**	**558**	611	559	612	558
527.cam4_r	224	705	555	**703**	**557**	703	558	224	**697**	**562**	697	562	699	560
538.imagick_r	224	**658**	**846**	658	846	659	845	224	**659**	**845**	659	846	660	845
544.nab_r	224	**513**	**735**	512	736	513	735	224	499	755	508	742	**507**	**743**
549.fotonik3d_r	224	2886	302	2883	303	**2883**	**303**	224	**2885**	**303**	2888	302	2882	303
554.roms_r	224	**1950**	**183**	1944	183	1950	183	224	1943	183	**1928**	**185**	1926	185
SPECrate®2017_fp_base =				**444**								
SPECrate®2017_fp_peak =				**452**								

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)

(Continued on next page)

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

General Notes (Continued)

```
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on
past performance using the historical hardware and/or
software described on this result page.

The system as described on this result page was formerly
generally available.  At the time of this publication, it may
not be shipping, and/or may not be supported, and/or may fail
to meet other tests of General Availability described in the
SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result
that would be measured were this benchmark run with hardware
and software available as of the publication date.
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-0vth Fri Jan  1 06:53:45 2010

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8176 CPU @ 2.10GHz
       4  "physical id"s (chips)
       224 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 28
       siblings  : 56
       physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
```

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Platform Notes (Continued)

```
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30

  From lscpu:
       Architecture:          x86_64
       CPU op-mode(s):        32-bit, 64-bit
       Byte Order:            Little Endian
       CPU(s):                224
       On-line CPU(s) list:   0-223
       Thread(s) per core:    2
       Core(s) per socket:    28
       Socket(s):             4
       NUMA node(s):          8
       Vendor ID:             GenuineIntel
       CPU family:            6
       Model:                 85
       Model name:            Intel(R) Xeon(R) Platinum 8176 CPU @ 2.10GHz
       Stepping:              4
       CPU MHz:               3549.190
       CPU max MHz:           3800.0000
       CPU min MHz:           1000.0000
       BogoMIPS:              4190.13
       Virtualization:        VT-x
       L1d cache:             32K
       L1i cache:             32K
       L2 cache:              1024K
       L3 cache:              39424K
       NUMA node0 CPU(s):     0-3,7-9,14-17,21-23,112-115,119-121,126-129,133-135
       NUMA node1 CPU(s):     4-6,10-13,18-20,24-27,116-118,122-125,130-132,136-139
       NUMA node2 CPU(s):     28-31,35-37,42-45,49-51,140-143,147-149,154-157,161-163
       NUMA node3 CPU(s):     32-34,38-41,46-48,52-55,144-146,150-153,158-160,164-167
       NUMA node4 CPU(s):     56-59,63-65,70-73,77-79,168-171,175-177,182-185,189-191
       NUMA node5 CPU(s):     60-62,66-69,74-76,80-83,172-174,178-181,186-188,192-195
       NUMA node6 CPU(s):     84-87,91-93,98-101,105-107,196-199,203-205,210-213,217-219
       NUMA node7 CPU(s):     88-90,94-97,102-104,108-111,200-202,206-209,214-216,220-223
       Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
       pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
       lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
       aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
       fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
       xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
       hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
       fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```
        avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
        xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
    cache size : 39424 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 8 nodes (0-7)
    node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 112 113 114 115 119 120 121 126 127 128
    129 133 134 135
    node 0 size: 95166 MB
    node 0 free: 94809 MB
    node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 116 117 118 122 123 124 125 130 131
    132 136 137 138 139
    node 1 size: 96760 MB
    node 1 free: 96496 MB
    node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 140 141 142 143 147 148 149 154
    155 156 157 161 162 163
    node 2 size: 96760 MB
    node 2 free: 96441 MB
    node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 144 145 146 150 151 152 153 158
    159 160 164 165 166 167
    node 3 size: 96760 MB
    node 3 free: 96463 MB
    node 4 cpus: 56 57 58 59 63 64 65 70 71 72 73 77 78 79 168 169 170 171 175 176 177 182
    183 184 185 189 190 191
    node 4 size: 96760 MB
    node 4 free: 96473 MB
    node 5 cpus: 60 61 62 66 67 68 69 74 75 76 80 81 82 83 172 173 174 178 179 180 181 186
    187 188 192 193 194 195
    node 5 size: 96760 MB
    node 5 free: 96484 MB
    node 6 cpus: 84 85 86 87 91 92 93 98 99 100 101 105 106 107 196 197 198 199 203 204 205
    210 211 212 213 217 218 219
    node 6 size: 96760 MB
    node 6 free: 96495 MB
    node 7 cpus: 88 89 90 94 95 96 97 102 103 104 108 109 110 111 200 201 202 206 207 208
    209 214 215 216 220 221 222 223
    node 7 size: 96757 MB
    node 7 free: 96442 MB
    node distances:
    node   0   1   2   3   4   5   6   7
      0:  10  11  21  21  21  21  21  21
      1:  11  10  21  21  21  21  21  21
      2:  21  21  10  11  21  21  21  21
      3:  21  21  11  10  21  21  21  21
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Platform Notes (Continued)

```
     4:   21   21   21   21   10   11   21   21
     5:   21   21   21   21   11   10   21   21
     6:   21   21   21   21   21   21   10   11
     7:   21   21   21   21   21   21   11   10

 From /proc/meminfo
    MemTotal:       791027336 kB
    HugePages_Total:        0
    Hugepagesize:        2048 kB

 From /etc/*release* /etc/*version*
    SuSE-release:
       SUSE Linux Enterprise Server 12 (x86_64)
       VERSION = 12
       PATCHLEVEL = 2
       # This file is deprecated and will be removed in a future service pack or release.
       # Please check /etc/os-release for details about this release.
    os-release:
       NAME="SLES"
       VERSION="12-SP2"
       VERSION_ID="12.2"
       PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
       ID="sles"
       ANSI_COLOR="0;32"
       CPE_NAME="cpe:/o:suse:sles:12:sp2"

 uname -a:
    Linux linux-0vth 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
    x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 Jan 1 00:11

 SPEC is set to: /home/cpu2017
    Filesystem      Type  Size  Used Avail Use% Mounted on
    /dev/sda1       xfs   280G   31G  249G  11% /

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. B480M5.3.2.0.176.0425171408 04/25/2017
   Memory:
    48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

 (End of data from sysinfo program)
```

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Compiler Version Notes

```
==============================================================================
C                    | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                     | 544.nab_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++                  | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C               | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran              | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                     | 554.roms_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran, C           | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Compiler Version Notes (Continued)

```
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
-----------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
`icc`

C++ benchmarks:
`icpc`

Fortran benchmarks:
`ifort`

Benchmarks using both Fortran and C:
`ifort icc`

Benchmarks using both C and C++:
`icpc icc`

Benchmarks using Fortran, C, and C++:
`icpc icc ifort`

Base Portability Flags

503.bwaves_r: `-DSPEC_LP64`
507.cactuBSSN_r: `-DSPEC_LP64`
508.namd_r: `-DSPEC_LP64`
510.parest_r: `-DSPEC_LP64`
511.povray_r: `-DSPEC_LP64`
519.lbm_r: `-DSPEC_LP64`
521.wrf_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
526.blender_r: `-DSPEC_LP64 -DSPEC_LINUX -funsigned-char`
527.cam4_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG`
538.imagick_r: `-DSPEC_LP64`
544.nab_r: `-DSPEC_LP64`
549.fotonik3d_r: `-DSPEC_LP64`
554.roms_r: `-DSPEC_LP64`

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Base Optimization Flags

C benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Base Other Flags

C benchmarks:
```
-m64 -std=c11
```

C++ benchmarks:
```
-m64
```

Fortran benchmarks:
```
-m64
```

Benchmarks using both Fortran and C:
```
-m64 -std=c11
```

Benchmarks using both C and C++:
```
-m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
-m64 -std=c11
```

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

Peak Compiler Invocation

C benchmarks:
```
icc
```

C++ benchmarks:
```
icpc
```

Fortran benchmarks:
```
ifort
```

Benchmarks using both Fortran and C:
```
ifort icc
```

Benchmarks using both C and C++:
```
icpc icc
```

Benchmarks using Fortran, C, and C++:
```
icpc icc ifort
```

Peak Portability Flags

```
Same as Base Portability Flags
```

Peak Optimization Flags

C benchmarks:

519.lbm_r: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

538.imagick_r: `-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

544.nab_r: Same as 519.lbm_r

C++ benchmarks:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

Fortran benchmarks:

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Optimization Flags (Continued)

503.bwaves_r: `-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch`
`-ffinite-math-only -qopt-mem-layout-trans=3`
`-nostandard-realloc-lhs -align array32byte`

549.fotonik3d_r: `Same as 503.bwaves_r`

554.roms_r: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3`
`-no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs`
`-align array32byte`

Benchmarks using both Fortran and C:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3`
`-no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both C and C++:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3`
`-no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3`
`-no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Peak Other Flags

C benchmarks:
`-m64 -std=c11`

C++ benchmarks:
`-m64`

Fortran benchmarks:
`-m64`

Benchmarks using both Fortran and C:
`-m64 -std=c11`

Benchmarks using both C and C++:
`-m64 -std=c11`

(Continued on next page)

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECrate®2017_fp_base = 444

SPECrate®2017_fp_peak = 452

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:
```
-m64 -std=c11
```

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2010-01-01 06:53:44-0500.
Report generated on 2020-08-05 16:08:27 by CPU2017 PDF formatter v6255.
Originally published on 2018-02-23.